Computer Organization Test 1

Question 1. (20 points) For the Boolean function F specified in the following truth table (a “d” indicates a “don’t care”), use a K-map to write the simplified sum-of-products (SOP) Boolean function.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>d</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>d</td>
</tr>
</tbody>
</table>

\[
F = B + \overline{C} D + C \overline{D}
\]

b) Implement your above simplified Boolean function for F using AND, OR, and NOT gates. (Alternatively, if you had problems with part (a), you may implement the unsimplified Boolean function F. Treat the "don't cares" as "0"s).

\[
\begin{align*}
\text{B} & \quad \text{AND} \quad \text{C} \quad \text{OR} \quad \text{D} \quad \text{OR} \quad \text{F} \\
\text{C} & \quad \text{AND} \quad \text{D} \quad \text{OR} \quad \text{F} \\
\end{align*}
\]

c) Ignoring NOT gates, how many gate delays are in your above circuit? 2

d) What is the complexity (# of gates + # of inputs to those gates) of your circuit? 3 + 7 = 10
Question 2. (20 points)

a) Convert 106_{10} to a binary (base 2) value.

\[
\begin{array}{cccccccc}
& 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\
0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 2 \\
\end{array}
\]

b) Convert 106_{10} to a hexadecimal (base 16) value.

\[
\begin{array}{cccc}
0 & 1 & 1 & 0 \\
6 & 1 & 0 & 1 & 0 \\
\end{array}
\]

c) Convert -106_{10} to a two's complement value.

\[
\begin{align*}
+106_{10} & = 0 1 1 0 1 0 1 0 \\
\text{invert bits} & = 1 0 0 1 0 1 0 1 \\
\text{add one} & + 1 \\
-106_{10} & = 1 0 0 1 0 1 1 0 2
\end{align*}
\]

d) Perform the following arithmetic operations:

\[
\begin{align*}
1001011_2 & + 1100110_2 = 1011001_2 \\
+1100110_2 & - 0101011_2 + 4C9A9_{16} - 4F7DC_{16} \\
10110001 & + 111011 = E528C_{16} + 4F7DC_{16}
\end{align*}
\]

Question 3. (10 points)

a) Convert the value 73.3125_{10} to its binary representation.

\[
\begin{array}{cccccccc}
& 64 & 32 & 16 & 8 & 4 & 2 & 1 \\
.5 & .25 & .125 & .0625 \\
1 & 0 & 0 & 1 & 0 & 0 & 1 \\
\end{array}
\]

b) Normalize the above value so that the most significant 1 is immediately to the left of the radix point. Include the corresponding exponent value to indicate the motion of the radix point.

\[
1.001001 \times 2^6 = 6 + 127 = 133
\]

c) Write the corresponding 32-bit IEEE 754 floating point representation for 73.3125_{10}.

8-bit

<table>
<thead>
<tr>
<th>Sign</th>
<th>Exponent (bias 127)</th>
<th>23-bit Mantissa (for normalized values, leading 1 not stored)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10000101</td>
<td>0010010101010 . . . 0</td>
</tr>
</tbody>
</table>

d) What is the purpose of a denormalized floating point number?

Allows you to store values between the smallest positive and smallest negative normalized floating point numbers.

e) What is the purpose of “NaN,” not-a-number? To represent non-numbers, e.g., 3.0 / 0
Question 4. (10 points) Consider adding $1.011_2 \times 2^{40}$ and $1.01_2 \times 2^5$.

a) How many places does the second number's mantissa get shifted? 35

b) After we add these two numbers and store the results back into a 32-bit IEEE 754 value, what would be the resulting sum? $1.011_2 \times 2^{40}$ same as the first number

Question 5. (10 points) a) If $R = 1$ and $S = 0$, then what will be the output on $Q$ and $\overline{Q}$?

\[ Q = 0 \text{ and } \overline{Q} = 1 \]

b) Now, if $R$ goes to a 0 value, what happens to the output on $Q$ and $\overline{Q}$?

Both values will remain the same

Question 6. (10 points) If we consider implementing a 32-bit adder by “rippling” together smaller adders, then we get the following gate delays:

<table>
<thead>
<tr>
<th>Type of Adders Used</th>
<th>Number of Adders Needed</th>
<th>Gate Delay per Adder</th>
<th>Total Gate Delays for 32-bit Adder</th>
</tr>
</thead>
<tbody>
<tr>
<td>one-bit adders</td>
<td>32</td>
<td>2</td>
<td>64</td>
</tr>
<tr>
<td>two-bit adders</td>
<td>16</td>
<td>2</td>
<td>32</td>
</tr>
<tr>
<td>four-bit adders</td>
<td>8</td>
<td>3</td>
<td>24</td>
</tr>
</tbody>
</table>

a) Explain why the gate delay of a two-bit adder is the same as the gate delay for a one-bit adder.

The carry-out value of each adder is a SOP expression that can be implemented as a AND gates feeding into a OR gate. Logically, this is two gate delays, except when the number of gates to an AND or OR gate does not exceed 9 inputs. In both the two-bit and one-bit adders the 9-input limit is not exceeded.

b) Explain why the gate delay of a four-bit adder is more than the gate delay for a two-bit adder.

In the four-bit adder case, the 9-input limit is exceeded for the OR gate so it must be implemented as two levels of ORs.
Question 7. (10 points) Suppose we have a register file with the following specifications:
- 16 registers numbered from R0 to R15
- each register has 64-bits
- one write ports
- two read ports
a) How many bits ("wires") would be needed for each of the following?
   - specifying the register number for either a read or write port: 4-bits
   - data output read from a read port: 64-bits
b) How many decoders would be needed in the implementation of the whole register file? one
c) What type of decoders (i.e., number of inputs and number of outputs for each decoder) are needed? a 4-to-16 decoder is needed
d) How many multiplexers would be needed in the implementation of the whole register file? 64 + 64 = 128
e) What type of multiplexers are needed? 16-to-1 MUXs

Question 8. (10 points) The register-file implementation does not scale well for large RAM memories because the number of gates in the address decoder (and MUXs) grows exponentially with the number of bits in the address. Therefore, large RAM memories use a square-array of bits and decode the address in two parts (row number then column number). For example, a 4 M x 4-bit memory would use two 11-to-2 decoders instead of one 22-to-2 decoder needed for a register-file implementation.
a) How many gates are saved using two 11-to-2 decoders instead of one 22-to-2 decoder? Logically, the 22-to-2 decoder would need $2^{22}$ 22-input AND gates. Since each 22-input AND gate must be implemented using 3 AND gates of 9 or less inputs, the total number of gates needed is $3 \times 2^{22}$. Logically, each 11-to-2 decoder would need $2^{11}$ 11-input AND gates. Since each 11-input AND gate must be implemented using 2 AND gates of 9 or less inputs, the total number of gates needed is $2 \times 2 \times 2^{11} = 2^{13}$.

Using two 11-to-2 decoders instead of one 22-to-2 decoder saves $(3 \times 2^{22}) - 2^{13}$ gates.

b) Why do RAM memory chips use dynamic memory (capacitor based) instead of static memory (SR-latch based) even though dynamic memory has the drawback that it needs to be refreshed?

Static memory needs 4 or 5 gates per bit of memory, while dynamic memory needs only 1 gate per bit. Since a memory chip can only hold so many gates, using dynamic memory allows more memory bits per chip.