## Implementation of Large Memory Chips

Consider a $4 \mathrm{M} \times 4$-bit chip which has a 22-bit addresses since $4 \mathrm{M}=2^{22}$.
Logically/Externally, we view a 4M x 4-bit memory as pictured below with:

- each memory word made up of four bits: $b_{3} b_{2} b_{1} b_{0}$


When we want to read a word, we supply a 22-bit address, and receive the corresponding 4-bit word.

The register-file implementation (see handout), does not scale well for large memories for several reasons:

- the number of gates in the address decoder (and MUXs) grows exponentially with the number of bits in the address.
- lots of wires into/out of the memory chip for address, data, and control

These problems are solved by

- using square-array of bits and decoding the address in two parts (row then column number)
- eliminate MUX's by using tri-state buffers
- single-port RAM memory - data wires shared for reading and writing

To help us see how the 4M x 4-bit memory gets mapped to the $2048 \times 2048 \times 4$ memory array on the next page consider splitting memory into 2048 word blocks as shown below.


Binary Address
Row \# Location in Row $00000000000 \quad 00000000000$ $00000000000 \quad 00000000001$
$00000000000 \quad 00000000010$
$00000000000 \quad 00000000011$

| 00000000000 | 11111111111 |
| :--- | :--- |
| 00000000001 | 00000000000 |
| 00000000001 | 00000000001 |
| 00000000001 | 00000000010 |
| 00000000001 | 00000000011 |

$\begin{array}{ll}00000000001 & 11111111111 \\ 00000000010 & 00000000000 \\ 00000000010 & 00000000001 \\ 00000000010 & 00000000010 \\ 00000000010 & 00000000011\end{array}$

0000000001011111111111
0000000001100000000000

1111111111100000000000 1111111111100000000001

| 11111111111 | 00000000010 |
| :--- | :--- |
| 1111111111 | 00000000011 |

$11111111111 \quad 11111111111$

Square Memory - 2

Each bit of a word is split into a separate $2048 \times 2048$ square memory "array". Each of these square memory arrays is $2048 \times 2048=2^{11} \times 2^{11}=2^{22}=4 \mathrm{M}$ bits.
The 22-bit address of the 4 M memory is split into two 11-bit parts. The upper 11-bits is first used to activate the correct row within the square memory arrays. Of the 2048-bit row that is read from each memory array, we are interested in only one bit. The lower 11-bits of the address specifies the location of the desired bit within the 2048-bit row.


## Implementing Large Memory with Smaller Chips

Consider for example, implementing 4M x 32 bits memory with $256 \mathrm{~KB} \times 1$ bit chips. The $256 \mathrm{~KB} \times 1$ chips are implemented as square arrays of $512 \times 512$.

We will use an two-dimensional array of the $256 \mathrm{~KB} \times 1$ chips to implement the larger memory.
The number of chips per row would be 32 bits $/ 1$ bit $=32$ chips.
The number of chips per column would be $4 \mathrm{M} / 256 \mathrm{~K}=2^{22} / 2^{18}=2^{4}=16$ chips per column.
The 22-bit address of the $4 \mathrm{M} \times 32$ bit memory would be split up as follows:
22-bit Address


