


1. Recall that the *control unit* of the processor drives the Fetch-Execute instruction cycle by generating an appropriate sequence of control signals. Consider the following simple computer.



The fetch of the next instruction pointed at by the PC needs the following steps (micro-operations):

- $[MAR] \leftarrow [PC]$
- $[PC] \leftarrow [PC] + 1$ (Increment PC)
- $[MBR] \leftarrow$ Memory read from MAR addr.
- $[IR] \leftarrow [MBR]$

Once fetched into the IR, the LOAD R0, M instruction needs the following steps to execute:

- $[MAR] \leftarrow [IR]_{\text{Address}}$
- $[MBR] \leftarrow$ Memory read from MAR addr.
- $[R0] \leftarrow [MBR]$

a) What would be the steps needed to execute the STORE M, R1 instruction?

b) What would be the steps needed to execute the ADD R1, R0 instruction?

c) What would be the steps needed to execute the BRA T instruction?

d) What would be the steps needed to execute the BEQ T instruction?

TABLE 7.1 ALU Function Codes for the Computer of Figure 7.1 (A, B, and C refer to the buses)

F_2	F_1	F_0	Operation	
0	0	0	Copy bus B to Bus A	$A = B$
0	0	1	Copy bus C to Bus A	$A = C$
0	1	0	Copy bus B + 1 to bus A	$A = B + 1$
0	1	1	Copy bus C + 1 to bus A	$A = C + 1$
1	0	0	Copy bus B - 1 to bus A	$A = B - 1$
1	0	1	Copy bus C - 1 to bus A	$A = C - 1$
1	1	0	Copy bus B + bus C to bus A	$A = B + C$
1	1	1	Copy bus C - bus B to bus A	$A = C - B$

TABLE 7.3 Machine-Level Instructions for the CPU of Figure 7.1

Op-Code	Name	Operation (Defined in RTL)
000	LOAD R0, M	$[R0] \leftarrow [M]$
001	LOAD R1, M	$[R1] \leftarrow [M]$
010	STORE M, R0	$[M] \leftarrow [R0]$
011	STORE M, R1	$[M] \leftarrow [R1]$
100	ADD R1, R0	$[R1] \leftarrow [R1] + [R0]$
101	SUB R1, R0	$[R1] \leftarrow [R1] - [R0]$
110	BRA T	$[PC] \leftarrow T$
111	BEQ T	IF $[Z] = 1$ THEN $[PC] \leftarrow T$

2. Add “hardware” (gates, MUX, decoder, etc.) to Figure 7.1 to allow for:

a) BEQ T which has the micro-operation: IF [Z] = 1 THEN [PC] ← T

b) The MBR needs to be able receive data from two places: Memory and Bus A. Add hardware to allow this with a control signal MBR C_{MUX}.

3. (a) Complete the control signals for its micro-operations needed for the fetch-execute of the LOAD R0, M instruction:

Step	RTN	Step #	Mem Read	Mem Write	C _{MAR}	C _{MBR}	C _{PC}	C _{IR}	C _{R0}	C _{R1}	E _{MBR_B}	E _{PC_B}	E _{IR_B}	E _{R0_B}	E _{R1_B}	E _{MBR_C}	E _{R0_C}	E _{R1_C}	F ₂	F ₁	F ₀	MBR C _{MUX}
Fetch	MAR ← PC	T ₀	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	PC ← PC + 1	T ₁	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
	MBR ← M[MAR]	T ₂	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	IR ← MBR	T ₃																				
Execute	MAR ← IR _{Address}	T ₄																				
	MBR ← M[MAR]	T ₅																				
	R0 ← MBR	T ₆																				
		T ₇																				

b) Complete the control signals for its micro-operations needed for the fetch-execute of the STORE M, R1 instruction:

Step	RTN	Step #	Mem Read	Mem Write	C _{MAR}	C _{MBR}	C _{PC}	C _{IR}	C _{R0}	C _{R1}	E _{MBR_B}	E _{PC_B}	E _{IR_B}	E _{R0_B}	E _{R1_B}	E _{MBR_C}	E _{R0_C}	E _{R1_C}	F ₂	F ₁	F ₀	MBR C _{MUX}
Fetch	MAR ← PC	T ₀	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	PC ← PC + 1	T ₁	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
	MBR ← M[MAR]	T ₂	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	IR ← MBR	T ₃																				
Execute	MBR ← R1	T ₄																				
	MAR ← IR _{Address}	T ₅																				
	M[MAR] ← MBR	T ₆																				
		T ₇																				

Types of Control Unit

- 1) A hardwired control unit uses a circuit to repeatedly generates control signals to fetch-execute the next machine-language instruction of the program.
- 2) A microprogrammed control unit running a special purpose “microprogram” inside the control unit to generates control signals to fetch-execute the next machine-language instruction of the program.
 - Microinstructions are fetched, decoded, and executed in the same manner as regular instructions. This extra level of instruction interpretation is what makes microprogrammed control slower than hardwired control.
 - The advantages of microprogrammed control are that it can support very complicated instructions and only the microprogram might need to be changed if the instruction set changes (or an error is found).

FIGURE 7.4 The microprogrammed control unit

