# Computer Organization Test 2

Question 1. (10 points) Select the best answer to the following true-or-false questions:	Circle the correct answer		
a. A jump instruction changes the flow of execution by changing the AC.	True	False	
b. Registers are storage locations within the CPU itself.	True	False	
c. A two-pass assembler generally creates a symbol table during the first pass and finishes the complete translation from assembly language to machine language on the second pass.	True	False	
d. The AC, MAR, MBR, PC, and IR registers in MARIE can be used to hold arbitrary data.	True	False	
e. One assembly language instruction generally translates to one machine language instruction.	True	False	
f. One high-level language (e.g., Ada, C++, Java, etc.) instruction generally translates to one machine language instruction.	True	False	

Question 2. (20 points) Translate the following high-level language code segment to MARIE assembly language. Use the variable labels indicated in the code.

INPUT X WHILE X < 0 DO SUM = SUM + X INPUT X END WHILE

# Question 3. a) (5 points) For the below MARIE program, what would the symbol table be?

b) (10 points) Translate the given MARIE assembly language into machine language.

Label	Assembly Language	Machine Language (in hex)
	LOAD X	()
IF,	SKIPCOND 800	
	JUMP ELSE	
	STORE Y	
	JUMP END_IF	
ELSE,	ADD Y	
	SUBT ONE	
	STORE Y	
END_IF,	HALT	
Χ,	DEC 10	
Υ,	DEC 0	
ONE,	DEC 1	
	Label IF, ELSE, END_IF, X, Y,	Label Assembly Language LOAD X IF, SKIPCOND 800 JUMP ELSE STORE Y JUMP END_IF ELSE, ADD Y SUBT ONE STORE Y END_IF, HALT X, DEC 10 Y, DEC 0


c) (10 points) Translate the above MARIE assembly language into high-level language "pseudo" code.

# Spring 2009

Name: \_\_\_\_

Question 4. (10 points) Which control signals should contain a "1" for each steps in the JUMPI instruction?													
Step	RTN	Step #	P <sub>5</sub>					P <sub>0</sub>	Î	Incr PC	Mem Read	Mem Write	Load ALT
Fetch	MAR ← PC	T <sub>0</sub>								10	Redu	Wille	7121
	MBR ← M[MAR]	$T_1$											
	IR ← MBR	$T_2$											
Decode IR[15-12]	$PC \leftarrow PC + 1$	<b>T</b> <sub>3</sub>											
Get operand	$MAR \leftarrow IR[11-0]$	$T_4$											
Execute	MBR ← M[MAR]	T <sub>5</sub>											
	PC ← MBR	$T_6$											
		<b>T</b> <sub>7</sub>											

Question 5. (10 points) Draw the partial combinational logic of the hardwired control unit to handle the JUMPI (opcode  $C_{16}$ ) instruction.



#### Spring 2009

Name: \_\_\_\_\_

Question 6. Recall that the microprogrammed version of MARIE executes a fixed microprogram to perform the fetch-decode-execute cycle. The instruction format for the microinstructions could look like:

MicroOp1	MicroOp2	Jump	Dest	
17 13	12 8	7	6	0

**MicroOp1** encodes the type of register transfer notation (RTN) to perform (see Table 4.8 below)

MicroOp2 contains the binary codes for each instruction to allow comparison to the IR opcode (IR[15-12]).

**Jump** is a single bit indicating that the value in the **Dest** field is a valid micro-address and should be placed in the microsequencer; if **Jump** is "FALSE" (0), then increment to the next microinstruction.

Table 4.8. Microoperation Codes and Corresponding MARIE RTN (p. 221)

#### NOTE TO CURRENT

STUDENT'S: This table is used in edition 2 of the textbook. We are using edition 3 so our table is different.

MicroOp Code	Microoperation	MicroOp Code	Microoperation
00000	NOP	01100	$MBR \leftarrow M[MAR]$
00001	$AC \leftarrow 0$	01101	$OutREG \leftarrow AC$
00010	$AC \leftarrow AC - MBR$	01110	$PC \leftarrow IR[11-0]$
00011	$AC \leftarrow AC + MBR$	01111	$PC \leftarrow MBR$
00100	$AC \leftarrow InREG$	10000	$PC \leftarrow PC + 1$
00101	$\texttt{IR} \leftarrow \texttt{M}[\texttt{MAR}]$	10001	If $AC = 00$
00110	$M[MAR] \leftarrow MBR$	10010	If $AC > 0$
00111	$\texttt{MAR} \leftarrow \texttt{IR[11-0]}$	10011	If $AC < 0$
01000	$MAR \leftarrow MBR$	10100	If $IR[11-10] = 00$
01001	$MAR \leftarrow PC$	10101	If $IR[11-10] = 01$
01010	$\mathtt{MAR} \leftarrow \mathtt{X}$	10110	If $IR[11-10] = 10$
01011	$MBR \leftarrow AC$	10111	If IR[15-12] = MicroOp2[4-1]

a) (8 points) Explain why a microprogrammed control unit is slower than a hardwired control unit?

b) (7 points) The PC  $\leftarrow$  PC + 1 microinstruction at  $\mu$ Addresses 3 of the microprogram on the next page is the last line of the "Fetch", so it gets performed for every machine-language instruction. However, the JUMP and JUMPI instructions wipe out the PC value later when "Executed". Describe how we could modify the microprogram to eliminate this inefficiency.

#### Spring 2009

## Name: \_\_\_\_\_

c) (15 points) Extend the partial microprogram below to include microoperations to decode and implement the execution of the instructions: ADDI and JUMPI. (Fill in only the bolded boxes)

Part							
of	RTN		MicroOp1	MicroOp2			
Cycle	(of MicroOp1)	µAddr	-		Jump	Dest	
Fetch	MAR ← PC	0	01001	0000	0	0	
	$MBR \leftarrow M[MAR]$	1	01100	0000	0	0	
	IR ← MBR	2	00101	0000	0	0	
	$PC \leftarrow PC + 1$	3	10000	0000	0	0	
Decode	If ADD, Jump	4	10111	00110	1		
	If LOAD, Jump	5	10111	00010	1		
("Jump	If STORE, Jump	6	10111	00100	1		
Table")	If SKIPCOND, Jump	7	10111	10000	1		
	If SUBT, Jump	8	10111	01000	1		
	If JUMP, Jump	9	10111	10010	1		
	If ADDI, Jump	10	10111	10110	1		
	If CLEAR, Jump	11	10111	10100	1		
	If JNS, Jump	12	10111	00000	1		
	If JUMPI, Jump	13	10111	11000	1		
	If INPUT, Jump	14	10111	01010	1		
	If OUTPUT, Jump	15	10111	01100	1		
	If HALT, Jump	16	10111	01110	1		
Execute ADDI	$MAR \leftarrow IR[11-0]$	17					
	$MBR \leftarrow M[MAR]$	18					
	MAR ← MBR	19					
	MBR ← M[MAR]	20					
	$AC \leftarrow AC + MBR$	21					
Execute JUMPI	$MAR \leftarrow IR[11-0]$	22					
	MBR ← M[MAR]	23					
	PC ← MBR	24					

## **Revised Figure 4.21 Partial Microprogram**