1) In Figure 5.3, which device (CPU or Memory) is driving the control wires:

a) I0/?

b) / write?

c) ?

2) Draw a Memory write operation with two wait states.

3) In Figure 5.7 (asynchronous read), how was bus skew handled?