

Instruction-set Design Issues: what is the ML instruction format(s)

ML instruction

Opcode	Dest. Operand	Source Operand 1	...
--------	---------------	------------------	-----

1) Which instructions to include:

- How many?
- Complexity - simple “ADD R1, R2, R3”
complex e.g., VAX
“MATCHC *substrLength, substr, strLength, str*”
looks for a substring within a string

2) Which built-in data types: integer, floating point, character, etc.

3) Instruction format:

- Length (fixed, variable)
- number of address (2, 3, etc)
- field sizes

4) Number of registers

5) Addressing modes supported - how are the memory addresses of variables/data determining

Number of Operands

3 Address	2 Address	1 Address (Accumulator machine)	0 Address (Stack machine)
MOVE (X ← Y)	MOVE (X ← Y)	LOAD M	PUSH M
		STORE M	POP M
ADD (X ← Y + Z)	ADD (X ← X + Y)	ADD M	ADD
SUB (X ← Y - Z)	ADD (X ← X - Y)	SUB M	SUB
MUL (X ← Y * Z)	MUL (X ← X * Y)	MUL M	MUL
DIV (X ← Y / Z)	DIV (X ← X / Y)	DIV M	DIV

$D = A + B * C$

(Postorder Traversal: A B C * +)


3 Address	2 Address	1 Address (Accumulator machine)	0 Address (Stack machine)
MUL D, B, C ADD D, D, A	MOVE D, B MUL D, C ADD D, A	LOAD B MUL C ADD A STORE D	PUSH A PUSH B PUSH C MUL ADD POP D

Load/Store Architecture - operands for arithmetic operations must be from/to registers

LOAD R1, B
LOAD R2, C
MUL R3, R1, R2
LOAD R4, A
ADD R3, R4, R3
STORE R3, D

Flow of Control

How do we "jump around" in the code to execute high-level language statements such as if-then-else, while-loops, for-loops, etc.



Conditional branch - used to jump to "else" if $x \geq y$

Unconditional branch - used to always jump "end if"

Labels are used to name spots in the code (memory)
("if:", "else:", and "end_if:" in below example)

Test-and-Jump version of the if-then-else (Used in MIPS)

if:

```
    bge x, y, else
```

```
    ...
```

```
    j end_if
```

else:

```
    ...
```

```
end_if:
```

Set-Then-Jump version of the if-then-else (Used in Pentium)

if:

```
    cmp x, y
```

```
    jge else
```

```
    ...
```

```
    j end_if
```

else:

```
    ...
```

end_if:

The "cmp" instruction performs $x - y$ with the result used to set the condition codes

SF - (Sign Flag, n) set if result is < 0

ZF - (Zero Flag, z) set if result = 0

CF - (Carry Flag, c) set if unsigned overflow

OF - (Overflow Flag, v) set if signed overflow

For example, the "jge" instruction checks to see if $ZF = 1$ or $SF = 1$, i.e., if the result of $x - y$ is zero or negative.

Machine-Language Representation of Branch/Jump Instructions (How are labels (e.g., "end_if") in the code located???)


a) *direct/absolute addressing* - the memory address of where the label resides is put into the machine language instruction (EA, effective address = direct)

e.g., assume label "end_if" is at address 8000_{16}



How *relocatable* is the code in memory if direct addressing is used?
How many bits are needed to represent a direct address?

b) *Relative/PC-relative* - base-register addressing where the PC is the implicitly referenced register



Machine-Language Representation of Variables/Operands


(How are labels (e.g., “sum”, “score”, etc.) in the code located???)

a) *Register* - operand is contained in a register

AL instruction

add r9, r4, r2

ML instruction



b) *Direct/absolute addressing* - the memory address of where the label resides is put into the machine language instruction (EA, effective address = direct)


e.g., assume label "sum" is at address 8000_{16} and “score” is at address 8004

AL instruction

add sum, sum, score

⋮

ML instruction




c) *Immediate* - part of the ML instruction contains the value

AL instruction

addi r9, #2

ML instruction





d) *Register Indirect* - operand is pointed at by an address in a register

AL instruction


addri r9, (r4), r2

ML instruction




EA = (r4)

Register File




Memory




4000

e) *Base-register addressing / Displacement* - operand is pointed at by an address in a register plus offset



Often the reference register is the stack pointer register to manipulate the run-time stack, or a global pointer to a block of global variables.




f) *Indexing* - ML instruction contains a memory address and a register containing an index

AL instruction
addindex r9, A(r2)

ML instruction

Opcode	9	8000	2
--------	---	------	---



Useful for array access.

Reduced Instruction Set Computers (RISC)

Two approaches to instruction set design:

1) CISC (Complex Instruction Set Computer) e.g., VAX

1960's: Make assembly language (AL) as much like high-level language (HLL) as possible to reduce the "semantic gap" between AL and HLL

Alleged Reasons:

- reduce compiler complexity and aid assembly language programming - compilers not too good at the time (e.g., they did not allocate registers very efficiently)
- reduce the code size - (memory limited at this time)
- improve code efficiency - complex sequence of instructions implemented in microcode (e.g., VAX "MATCHC *substrLength, substr, strLength, str*" that looks for a substring within a string)

Characteristics of CISC:

- high-level like AL instructions
- variable format and number of cycles
- many addressing modes (VAX 22 addressing modes)


Problems with CISC:

- complex hardware needed to implement more and complex instructions which slows the execution of simpler instructions
- compiler can rarely figure out when to use complex instructions (verified by studies of programs)
- variability in instruction format and instruction execution time made CISC hard to pipeline

2) RISC (1980's) Addresses these problems to improve speed.

RISC Instruction-Set Architecture (ISA) can be effectively pipelined

- *Instruction pipelining* through the CPU speeds up program execution like an assembly-line speeds up manufacturing of a car. A car assembly line might split up building a car into four stages:



Assume that the whole car assembly process takes 4 hours. If you divide the process into four equal stages of an hour each, then ideally we can complete a car every hour.

- Problems occur if the stages are not equally balanced for all cars.

The main RISC philosophy (mid-80's and after) is to design the assembly language (AL) to optimize the instruction pipeline to speed program execution.

Table 13.1 - characteristics of some CISC and RISC processors

Characteristic	Complex Instruction Set (CISC) Computer			Reduced Instruction Set (RISC) Computer		Superscalar		
	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000	PowerPC	Ultra SPARC	MIPS R10000
Year developed	1973	1978	1989	1987	1991	1993	1996	1996
Number of instructions	208	303	235	69	94	225		
Instruction size (bytes)	2-6	2-57	1-11	4	4	4	4	4
Addressing modes	4	22	11	1	1	2	1	1
Number of general-purpose registers	16	16	8	40 - 520	32	32	40 - 520	32
Control memory size (Kbits)	420	480	246	—	—	—	—	—
Cache size (KBytes)	64	64	8	32	128	16-32	32	64

The architectural characteristics of RISC machines include:

- one instruction completion per clock cycle. (This means that each pipeline stage needs fit in one clock cycle)
- large number of registers with register-to-register operations (e.g., “ADD R2, R3, R4,” where R2 gets the results of R3 + R4). Register operands are already in the CPU so they are fast to access.
- simple addressing modes because complex address calculations might take longer than one clock cycle
- simple, fixed-length instruction formats. Fixed-length instructions require a fixed amount of time to fetch. Simple instruction formats can be decoded in a clock cycle. MIPS instruction formats are all 32-bits, and are as follows

Arithmetic: add R1, R2, R3

opcode	dest reg	operand 1 reg	operand 2 reg	unused
--------	----------	---------------	---------------	--------

Unconditional Branch/"jump": j someLabel

opcode	large offset from PC or absolute address
--------	--

Arithmetic with immediate: addi R1, R2, 8

opcode	operand 1 reg	operand 2 reg	immediate value
--------	---------------	---------------	-----------------

Conditional Branch: beq R1, R2, end_if

opcode	operand 1 reg	operand 2 reg	PC-relative offset to label
--------	---------------	---------------	-----------------------------

Load/Store: lw R1, 16(R2)

opcode	operand reg	base reg	offset from base reg
--------	-------------	----------	----------------------

- hardwired control unit. The simple instructions can be performed using hardwired control unit that allows for a fast clock cycle