What is an operating system (OS)?

- Program that operates as the interface between the user and the hardware

<table>
<thead>
<tr>
<th>Runs in User Mode</th>
<th>Web Browser</th>
<th>Accting package</th>
<th>etc.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Runs in Kernel or Supervisor Mode</td>
<td>Compiler</td>
<td>Editors</td>
<td>Command Interpreter</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operating System - file system, memory manager, etc.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware - CPU, memory, I/O devices</td>
</tr>
</tbody>
</table>

Goals of OS

1. Make computer convenient to use by providing a virtual/extended machine that is easier to program than the underlying hardware,
   e.g., writing/reading to an I/O device

   OS provides high-level system calls so programmer does no need to know details of I/O device

2. Use computer equipment efficiently
   Resources - processor(s), memory, timers, disks, network
   Resources competed for by several programs

   Examples:
   - which programs are loaded in limited memory
   - restricts access to memory used by other programs and the operating system
   - which program can run on the CPU

   Can view OS as resource manager. Responsible for resource allocation, tracking resources, accounting, and mediating conflicting requests

OS - 1
**OS manages processes (running programs):**

Many processes execute concurrently, but only one can be executing on a CPU at a time. When the CPU switches to another process, a *context switch* occurs which involves saving the complete state of the previously executing process before loading the state of the next process to execute into the CPU. Depending on the hardware, this can take 1 to 1000 microseconds (i.e., very slow in computer terms).

![Process State Diagram](image)

Queues are used to hold *process control blocks (PCB)* that represent processes internally to the OS.

**Process Control Block**

<table>
<thead>
<tr>
<th>Next PCB in queue pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process State</td>
</tr>
<tr>
<td>Program Counter</td>
</tr>
<tr>
<td>Registers</td>
</tr>
<tr>
<td>Memory Mgt. Info</td>
</tr>
<tr>
<td>CPU Scheduling Info.</td>
</tr>
<tr>
<td>Accounting Info.</td>
</tr>
<tr>
<td>I/O Status Info</td>
</tr>
</tbody>
</table>
OS maintains queues and does scheduling:

The PCB for a process moves around from queue to queue depending on its state.

I/O queues - since I/O is so slow, several programs might have outstanding requests to use an I/O device so a queue for each I/O device is necessary.

Ready (Short-term) queue - programs that are in memory and ready to execute. All they need is the CPU to run.

Medium-term queue - programs that are partially executed, but have been swapped out of memory to disk

Long-term queue - user has requested the a program be executed, but it has not yet been loaded into memory

Hardware support for Operating Systems

Need protection from user programs that:
1. go into an infinite loop
2. access memory of other programs or the OS
3. access files of other programs
Protection Techniques

1) **CPU Timer** - OS sets a timer to expire and interrupt a user program before the user program is started. Remember that only one program (in a single CPU system) can be executing at a time so when the OS turns control over to a user program it has “lost control.” Modifications to the CPU timer are privileged.

2) **Dual-Mode Operation** - the CPU has two (or more) modes of operation: user mode and system (supervisor/monitor/privileged) mode with some privileged instructions only executable in system mode. A mode-bit within the CPU’s *processor-status-word* (PSW) register is used to indicate whether the CPU is executing in user or system mode. The set of all machine-language instructions are divided into:
   a) privileged instructions that can only be executed in system mode, and
   b) non-privileged instructions that can be executed in any mode of operation.

   Every time an instruction is executed by the CPU, the hardware checks to see if the instruction is privileged and whether the mode is user. Whenever this case is detected, an exception (internal interrupt) is generated that turns CPU control back over to the operating system.

3) **Restrict a user program to its allocated address space.** In a simple computer, a user program might be allocated a single contiguous address space in memory. The two special purpose CPU registers: StartMemory and EndMemory can bracket the user program's address space. All memory addresses that the user program performs can be checked by hardware in the CPU to make sure that they fall between the values in these registers. If the user program tries to access memory outside the range of addresses indicated by these registers, an interrupt/exception is raised to return control back to the operating system. On more complex computers, a memory-management unit (MMU) provides a more sophisticated address mapping scheme (paging, segmentation, paged segments, none). Modifications to the memory-management registers are privileged, and address generated by a user program only gets translated to memory associated with that program (e.g., When program A is running, only program A’s page table is used to translate to a physical address.)