
Name: Mark F.

Computer Architecture Test 2

Question 1. (21 points) Consider the following PCI timing diagram.



3 a) At what clock cycles is data read off the AD wires? 4	7,9,		
--	------	--	--

2b) Circle who controls (i.e., puts signals on) the "Req B" wire:

Device A Device B

Bus Arbitrator

2 c) Circle who controls (i.e., puts signals on) the "Gnt B" wire:

Device A

Device B

Bus Arbitrator

3 d) For the second bus transaction, which device asserted the FRAME wire at clock cycle 5.5? Device 13

e) For the second bus transaction, how does the device know when it is time to assert the FRAME wire?

DEVSEL was deasserted and the device had been great the

3 f) During the second bus transaction, why was there a delay between the first Data and the second Data?

The Initiator was not vealy


g) Use the above diagram to explain, how the PCI protocol hides some of the arbitration for who gets to use the bus next with the current bus transfer.

While device A uses the but, the arbitrator sends the 5 Chant signal to B at tycle 2.5. When Levice B sees the bus is free, ie DEUSEL Dealertel at cycle 5.5, it starts using the Overtion 2 (A points) Fixelein why a bus with dedicated (separate) address and data lines would NOT have a 2006.

Question 2. (4 points) Explain why a bus with dedicated (separate) address and data lines would NOT have a faster READ operation than a bus with time-multiplexed address and data lines (a time-multiplexed bus means that the same lines are used to send the address and data as in the PCI bus).

In a READ operation the aldress must be sent to the target "
Hofore it can read the data return it. Since we don't need
to send the aldress and data at the same time time
The Address and data at the same time time
To Multiplexed Addr. / Data lines do ey not slow a READ.

Question 3. (15 points)



As the above diagram shows, real computers utilize a hierarchy of buses.

a) What happens to the speed of the buses as you move "farther" away from the CPU?

The bus speed and Ito Device get slower the father away

b) How does a hierarchy of buses improve performance of a computer system over a single bus?

Each bus can be performing different Ilos at the

Same the

c) What is the purpose of the "bridges" (e.g., PCI/ISA bridge) in a computer system? The speed and protocol of each box is different so the "brigges" act as protocol translators and befores. Sue to the different speeds.

Question 4. (15 points) On a computer with 32-bit addresses, suppose we have a 2 GB (2³¹ bytes) main memo. that is byte addressable, and a 512KB (2^{19} bytes) cache with 32 (2^{5}) bytes per block. a) How many total lines are in the cache?

b) If the cache is direct-mapped, how many cache lines could a specific memory block be mapped to?

c) If the cache is direct-mapped, what would be the format (number of tag bits, cache line bits, block offset bits) of the address? (Clearly indicate the number of bits in each)

? (Clearly indicate the number of bus in each)

13-bit

14-bit

3-bit

14-bit

3-bit

14-bit

- d) If the cache is fully-associative, how many cache lines could a specific memory block be mapped to? Any, 2
- e) If the cache is fully-associative, what would be the format of the address?

27.645	5-611
	T 777
1920	PITET
The state of the s	

- f) If the cache is 8-way set associative, how many cache lines could a specific memory block be mapped to?
- g) If the cache is 8-way set associative, how many sets would there be? $\frac{2}{3} = 2$
- h) If the cache is 8-way set associative, what would be the format of the address?

+e2 Set # Atsel	16-6if	11-6715	5-611
	tan	50+#	A 4 301

Question 5. (15 points) Consider the results of running two programs (A and B) on identical processors, except for their cache types:

Cache Type	Program A's Execution Time	Program B's Execution Time
Direct-mapped cache	20 seconds	300 seconds
2-way set-associative cache	15 seconds	302 seconds
4-way set-associative cache	14 seconds	305 seconds

a) For program A, explain why changing from a direct-mapped cache to a 2-way set-associative cache improved

performance. Fragran A Must have loop(s) that contain

accesses that conflict for the same cache line within

the loop body.

b) For program B, explain why changing from a direct-mapped cache to a 2-way set-associative cache did not improve performance.

Program B boes not conflict for the same cache line within the lay,

Name:		
rightic.		

Question 6. (15 points) Square-memory implementations of large memories often support fast page-modes that allow a burst of consecutive memory reads from within the same row of the square memory.


a) How does this benefit performance on a cache miss?

On a cache miss a block of memory is real into a cache line from consecutive memory. Since the fast payermode is faster than consecutive reals, the cache line can be filled for for

b) An additional improvement allows the processor to specify a different ordering of the consecutive memory reads. For example, a processor might specify a burst of size 4 reads with offsets of 2-3-0-1 from the specified memory address. How does this benefit performance on a cache miss?

The miss first. As soon as this word arrives at the Cache, it can be supplied to the CAC. This callows the CAC. It is explored the CAC. This callows the CAC. It is explored to the cache line is follal.

Question 7. (15 points) Consider the asynchronous READ timing diagram.



a) How does the CPU know that the data is available on the Data lines? It sees the Acle Nowledge line is asseted.

(5) How is bus skew handed? The address (or Data) is put on the fines before the signal that they are available via Read (or Acknowledge).