



# Comp. Arch. HW #6


4.11 32-bit addr., byte addressable - Memory Cache - 64byte line size ( $2^6 = 64$ )



- number of addressable units - # bytes in memory  $2^{32}$
- # blocks in main memory =  $\frac{2^{32}}{2^6} = 2^{26}$  blocks
- # cache lines  $2^6 = 64$
- 20 bits is size of tag (given?)





- $2^{32}$  addr. units
- $2^{26}$  blocks in main memory
- # cache lines - cannot tell
- 26-bits in tag



- $2^{32}$  addr. units
- $2^{26}$  blocks in main memory
- 4 lines in each set
- $2^{17}$  sets in cache
- $2^2 \times 2^{17} = 2^{19}$  lines in cache
- 9-bit tags

4.18 (a) cache

line #



Trace

Misses

hits

63 - miss  
64 - miss  
65 - hit  
...  
70 - hit } 6 hits

2

6

1st iteration

15 - miss  
16 - miss  
17 } 15 hits  
...  
31 }  
32 - miss  
80 - miss  
81 } 15 hits  
95 }

2

15

(0.5)

2nd iteration

15 - hit  
16 - miss  
17 } 16 hits  
...  
31 }  
32 }  
80 - miss  
81 } 15 hits  
95 }

1

17

1





15

3rd - 10th same as 2nd

$$\frac{2 \times 8}{24 + 324} = 348 \text{ total accesses}$$

$$\text{hit ratio} = \frac{324}{348} = 0.931$$

4.18(b)



Trace

misses      hits

63 - miss  
64 - miss  
65 - hit } 6 hits  
70 - hit }

2

6

15 - miss  
16 - miss  
17 - hit } 15

2

15

31 - hit }  
32 - miss  
80 - miss  
81 } 15 hits  
95 }

2

15

15 - hit  
16 - hit

31 - hit  
32 - hit  
80 - hit } 34 hits

34

95 - hit

1st iteration

(0.5)


2nd

3rd - 10th same as 2nd iteration

$$\frac{34 \times 8}{6} + 342 = 348 \text{ total accesses}$$


$$\text{hit ratio} = \frac{342}{348} = 0.983$$

4.21  
(a)



2.5 ns  
access time

$H = 0.95$



$$\text{Access time on cache miss} = \underbrace{2.5 \text{ ns}}_{\text{discover miss}} + \underbrace{125 \text{ ns}}_{\text{access block}} + \underbrace{2.5 \text{ ns}}_{\text{recreate for hit}} = 130 \text{ ns}$$

$$\text{Average memory access time} = (\text{hit time}) \times (\text{hit ratio}) + (\text{miss time}) \times (\text{miss ratio})$$

$$= 2.5 \text{ ns} \times 0.95 + 130 \text{ ns} \times 0.05$$

$$= 2.375 \text{ ns} + 6.5 \text{ ns} = 8.875 \text{ ns}$$

(b) line size of 128, H of 0.97

$$\text{Access time on cache miss} = 2.5 \text{ ns} + 50 \text{ ns} + 5 \text{ ns} \times 31 + 2.5 \text{ ns} = 210 \text{ ns}$$

$$\text{Average memory access time} = 2.5 \times 0.97 + 210 \times 0.03 =$$


$$2.425 + 6.3 = 8.725 \text{ ns}$$

5 Yes, the bigger line size reduces average memory access time HW6-4


# Question A:

a)  $\# \text{ cache lines} = \frac{\text{cache size}}{\text{block size}} = \frac{2^{20}}{2^5} = 2^{15} \text{ lines}$

b) one - each memory block can be stored in only one cache line




d)  $2^{15}$  since an memory block can map to any cache line




f) 4

g)  $\frac{2^{15} \text{ lines}}{2^2} = 2^{13} \text{ sets of size 4}$



## Question B

Code A accesses  $M$  by scanning down each row. Each row is split into memory blocks, i.e.,



The first element from the block will cause a miss, but the others will cause a hit.

0.5

Code B accesses  $M$  by scanning down each column. A block read into the cache due to a miss for the first element will probably be forced from the cache before other elements in that block can be accessed.

**Question C.** Assume an 6-disk RAID array. Each disk has 100 MB/sec data transfer rate.

a) Fill in the following table to compare the following RAID levels **assuming no disk failures.**

RAID Level	Data transfer rate for single, large I/O request	Number of concurrent, small READ requests	Number of concurrent, small WRITE requests
0 (large strip)	100 MB/sec	6	6
0 (bit-wise interleaving)	600 MB/sec	1	1
1	100 MB/sec	6	3
	300 MB/sec	1	1
2 <sup>3 data</sup> 3 <sup>hamming</sup>	300 MB/sec	1	1
3	500 MB/sec	1	1
4	100 MB/sec	5	1
5	100 MB/sec	6	3

large block  
bitwise

b) Fill in the following table to compare the following RAID levels **assuming one disk failure.**

RAID Level	Data transfer rate for single, large I/O request	Number of concurrent, small READ requests	Number of concurrent, small WRITE requests
0 (large strip)	<del>100 MB/sec</del> crashed not available	<del>6</del>	<del>6</del>
0 (bit-wise interleaving)	<del>600 MB/sec</del> crashed not available	<del>1</del>	<del>1</del>
1	100 MB/sec	5	3
	300 MB/sec	1	1
2	300 MB/sec	1	1
3	500 MB/sec	1	1
4	100 MB/sec	4 or 5	1
5	100 MB/sec	5	3

blocked  
bitwise