Figure 14.4a gives an example of this policy. We assume a superscalar pipeline capable of fetching and decoding two instructions at a time, having three separate functional units (e.g., two integer arithmetic and one floating-point arithmetic), and having two instances of the write-back pipeline stage. The example assumes the following constraints on a six-instruction code fragment:

- I1 requires two cycles to execute.
- I3 and I4 conflict for the same functional unit.
- I5 depends on the value produced by I4.
- * I5 and I6 conflict for a functional unit.

Decode			Execute				Vτ	rite	Cycle
I1	12								. 1
13	14	ĺ	I 1	12		Ĺ. <u>.</u>			2
13	I4	1	I 1						3
10	<u>I4</u>				I 3	I	Ĺ	12	. 4
15	16				14				5
13	16	1	· · ·	I5		I.	3	I4	6
	10	1		16					7
ļ	-	-		1-0-	1	I	5	16	8
		_]	L	J	<u></u>	-	_		

(a) In-order issue and in-order completion

Decode]	Execute			ite	Cycle
I1	12					• •	1 .
<u>I3</u>	I 4	I 1	12				2,
	I4	11		13	12		. 3
15	<u>I6</u>			14	11	I3_	4
	<u>I6</u>		I5		14		5
	100		I 6		15		6
<u> </u>	+	-			16		7
}	1 i	L	<u> </u>		L—	 .	

(b) In-order issue and out-of-order completion

Decode		Window	Execute			Wi	ite	Cycle
<u> </u>	12							1
<u>I3</u>	14	<i>II, I2</i>	I1	12				2
	16	13, 14	T1		13	12		3
15	10	14, 15, 16		16	I4	I 1	13	4
		14, 15, 10		15		I 4	16	5
		13				15		6
				<u></u>		15		6

(c) Out-of-order issue and out-of-order completion

Figure 14.4 Superscalar Instruction Issue and Completion Policies