1. Consider the demand paging system with 1024-byte pages.

   a) Complete the above page table for Process B.

   b) If process B is currently running and the CPU generates a logical/virtual address of 2060\textsubscript{10}, then what would be the corresponding physical address?

2. A TLB (translation-lookaside buffer) is a small cache holding only recent Page-table entries. How does a TLB speed the process of address translation?

3. Blocks in the L1 cache can be tagged with physical/actual memory addresses, or by virtual addresses. What would be the advantage of having blocks in the L1 cache be tagged with virtual addresses?
Design issues for Paging Systems
Conflicting Goals:
- Want as many (partial) processes in memory (high degree of multiprogramming) as possible so we have better CPU & I/O utilization ⇒ allocate as few page frames as possible to each process
- Want as low of page-fault rate as possible ⇒ allocate enough page frames to hold all of a process’ current working set (which is dynamic as a process changes locality)

4. Explain the shape of each section indicated on the above curve:
   a) (rising part of the curve)
   b) (falling part of the curve)

5. Complete the following table assuming a FIFO page-replacement algorithm and four page frames allocated to the process.

<table>
<thead>
<tr>
<th>References String:</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>1</th>
<th>2</th>
<th>5</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page Frames Allocated = 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

   Number of page faults?             Page-fault rate?