



Computer Systems Test 2


Question 1. (5 points) A READ operation on a bus with dedicated (non-multiplexed) address and data lines has a timing diagram of




Draw the timing diagram of a WRITE operation on a bus with dedicated address and data lines.



Question 2. (5 points) A READ operation on a bus with time-multiplexed address and data lines has a timing diagram of




Draw the timing diagram of a WRITE operation on a bus with time-multiplexed address and data lines.



Question 3. (5 points) Why is the READ operation's timing lengthened more than the WRITE operation when using time-multiplexed address and data lines on a bus?

Question 4. (20 points) Consider the following PCI timing diagram.



- At what clock cycles is data read off the AD wires?
- Who controls (i.e., puts signals on) the "Req B" wire?
- Who controls (i.e., puts signals on) the "Gnt B" wire?
- For the second bus transaction, which device asserted the FRAME wire at clock cycle 5.5?
- For the second bus transaction, how does the device know when it is time to assert the FRAME wire?
- Use the above diagram to explain how the PCI protocol pipelines the arbitration for using the bus next with the current bus transfer.

e) For a square-array-of-bits implementation with 2^{21} words, why would it be better to have a 11-bit row decoder and 10-bit column decoder instead of a 10-bit row decoder and 11-bit column decoder?

Question 7. (20 points) Suppose we have 30-bit memory addresses, a byte-addressable memory, and a 256 KB (2^{18} bytes) cache with 16 (2^4) bytes per line.

- a) How many total lines are in the cache?
- b) If the cache is direct-mapped, how many cache lines could a specific memory block be mapped to?
- c) If the cache is direct-mapped, what would be the format (tag bits, cache line bits, block offset bits) of the address? (Clearly indicate the number of bits in each)
- d) If the cache is 8-way set associative, how many cache lines could a specific memory block be mapped to?
- e) If the cache is 8-way set associative, how many sets would there be?
- f) If the cache is 8-way set associative, what would be the format of the address?
- g) Why would a fully-associative cache of the above size be impractical?

Question 8. (5 points) Why is a set-associative cache more flexible than a direct-mapped cache with respect to what is in the cache at the same time?