

Computer Architecture Test 1

Question 1. (10 points) Consider the high-level assignment statement $X = A - B / C + A * B * C$.

a) As in homework #1, write the LOAD and STORE assembly language instructions for this statement.


```

Load R1, A
Load R2, B
Load R3, C
5 DIV R4, R2, R3
MUL R5, R1, R2
MUL R5, R5, R3
SUB R6, R1, R4
ADD R6, R6, R5
STORE R6, X
    
```

b) As in homework #1, write the 0-address (Stack machine) assembly language instructions for this statement.

```

PUSH A
PUSH B
5 PUSH C
DIV
SUB
PUSH A
PUSH B
6 MUL
PUSH C
MUL
ADD
POP X
    
```



A B C / - A B * C +

Question 2. (13 points) Characteristics of CISC (complex instruction set computers) computers are:

- variable length instruction format
- both simple and complex instructions that require a variable number of cycles to execute
- large number of addressing modes with some complex addressing modes

Why do these characteristics make CISC computers hard to pipeline?


Time to fetch instr. varies with variable length instr.

Time to execute varies with simple & complex instructions

13 Complex addr. modes take longer to calculate operand addr.

Pipeline stages should be short and similar in length.

Question 3. (20 points)



Note that:

- The first register is the destination register, e.g., "ADD R2, R6, R7" performs $R2 \leftarrow R6 + R7$
- LOAD R1, 16(R2) - loads register R1 with the memory value from the address 16 + (address in R2)
- STORE R2, 8(R6) - stores register R2 to memory at the address 8 + (address in R6)

a) For the five stage pipeline of discussed in class (see above), complete the following timing diagram assuming **NO** by-pass signal paths.

Instructions	Time →																	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
ADD R6, R8, R5	F	D	E	M	W													
ADD R2, R3, R4		F	D	E	M	W												
LOAD R5, 8(R3)			F	D	E	M	W											
MUL R6, R7, R2				F	-	-	D	E	M	W								
LOAD R7, 4(R6)							F	-	-	-	D	E	M	W				
STORE R7, 4(R6)											F	-	-	-	D	E	M	W

b) Complete the following timing diagram assuming by-pass signal paths.

Instructions	Time →																	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
ADD R6, R8, R5	F	D	E	M	W													
ADD R2, R3, R4		F	D	E	M	W												
LOAD R5, 8(R3)			F	D	E	M	W											
MUL R6, R7, R2				F	D	E	M	W										
LOAD R7, 4(R6)					F	D	E	M	W									
STORE R7, 4(R6)						F	D	E	M	W								

c) In the diagram at the top of the page, add all by-pass signal paths used in part (b).

Question 4. (12 points) Consider the conditional and unconditional branch instructions of a five-stage (F, D, E, M, W) pipelined RISC computer with 32-bit addresses.

Assembly-language Example	Machine-language Format	Description of Example Semantics				
bgt R4, R5, ELSE	<table border="1"> <tr> <td>opcode</td> <td>reg. #</td> <td>reg. #</td> <td>PC-relative displacement to label</td> </tr> </table>	opcode	reg. #	reg. #	PC-relative displacement to label	If R4 > R5, then branch to ELSE label
opcode	reg. #	reg. #	PC-relative displacement to label			
jump END_IF	<table border="1"> <tr> <td>opcode</td> <td>PC-relative displacement to label</td> </tr> </table>	opcode	PC-relative displacement to label	Unconditionally branch to END_IF label		
opcode	PC-relative displacement to label					

a) What advantage(s) does a PC-relative displacement to a label have over an absolute (32-bit) address?

4
 - fewer # of bits
 - relocatable - code can be moved without being modified.


b) Why is the branch penalty of a conditional branch instruction 2 cycles?

4
 bgt F D E ← ^{known after E}
 F D } If branch is taken, need to discard
 F } two instr., so penalty is 2 cycles

c) Why is the branch penalty of an unconditional branch instruction 1 cycle?

4
 jump F D ← target of branch known
 F } only need to throw away one instr.

Question 5. (10 points) Consider the memory hierarchy of a five-stage (F, D, E, M, W) pipelined RISC computer with 32-bit addresses below:



a) In a pipelined CPU, why is the L1 cache usually split into two independent caches: an instr. cache and data cache?

5
 Fetch from Instr. cache at same time as access data in data cache.

b) A hit ratio of 90 % in the L1 caches is common. How is this possible even though the program is much bigger than the L1 caches?

5
 locality of reference

Question 6. (15 points) Consider the following partial program that takes a two-dimensional array M that is 100 rows x 100 columns and forms two sums:

- positiveSum - sum of all the positive values, and
- negativeSum - sum of all the negative values.

3 2
(a) (b)

```

positiveSum = 0
negativeSum = 0
for row = 0 to 99 do
  for col = 0 to 99 do
    if M[row][col] > 0 then
      positiveSum = positiveSum + M[row][col]
    else
      negativeSum = negativeSum + M[row][col]
    end if
  end for
end for
    
```

Annotations in the code block:
 - Arrow from 'cond. - NOT TAKEN' to the 'if' statement.
 - Arrow from 'cond. - NOT TAKEN' to the 'for col' loop.
 - Arrow from 'cond. - NOT TAKEN or ??' to the 'if M[row][col] > 0 then' statement.
 - Arrow from 'uncond.' to the 'else' statement.
 - Arrow from 'uncond.' to the 'end if' statement.
 - Arrow from 'uncond.' to the 'end for' statement.

- 3 a) Where in the code would unconditional branches be used and where would conditional branches be used?
- b) If the compiler could statically predict by opcode for the conditional branches (i.e., select whether to use machine language statements like: "BRANCH_LE_PREDICT_NOT_TAKEN" or "BRANCH_LE_PREDICT_TAKEN"), then which conditional branches would be "PREDICT_NOT_TAKEN" and which would be "PREDICT_TAKEN"?

- c) Under the below assumptions, answer the following questions.
- all the values in M are negative
 - the five-stage pipeline from class (F, D, E, M, W)
 - the target address (i.e., address of label) of all branches is known at the end of the D stage
 - the outcome of conditional branches is known at the end of the E stage

i) If static predict-never-taken is used by the hardware, then what will be the total branch penalty (# cycles wasted) for the algorithm? (Here assume NO branch-prediction buffer) For partial credit, explain your answer.

4

<u>for row</u>	<u>for col</u>	<u>if</u>	<u>jump end-if</u>	<u>end for col</u>	<u>end for row</u>
2	$\frac{2 \times 100}{200}$	$\frac{2 \times 100 \times 100}{20000}$	0	$\frac{1 \times 100 \times 100}{10000}$	$\frac{1 \times 100}{100} = 30,302$

ii) If a branch-prediction buffer with one history bit per entry is used, then what will be the total branch penalty (# cycles wasted) for the algorithm? (Assume predict-not taken is used if there is no match in the branch-prediction buffer) For partial credit, explain your answer.

4

<u>for row</u>	<u>for col</u>	<u>if</u>	<u>jump end-if</u>	<u>end for col</u>	<u>end for row</u>
2	$\frac{2 + 4 \times 99}{398}$	2	0	1	1 = 404

iii) If a branch-prediction buffer with two history bit per entry is used, then what will be the total branch penalty (# cycles wasted) for the algorithm? (Assume predict-not taken is used if there is no match in the branch-prediction buffer) For partial credit, explain your answer.

2

<u>for row</u>	<u>for col</u>	<u>if</u>	<u>jump end-if</u>	<u>end for col</u>	<u>end for row</u>
2	$\frac{2 \times 100}{200}$	2	0	1	1 = 206

15


Question 7. (10 points) On a 32-bit computer, suppose we have a 1 GB (2^{30} bytes) memory that is byte addressable, and has a 4 MB (2^{22} bytes) cache with 16 (2^4) bytes per block.

a) How many total lines are in the cache?

2 $\frac{2^{22}}{2^4} = 2^{18}$ lines

b) If the cache is direct-mapped, how many cache lines could a specific memory block be mapped to? |

c) If the cache is direct-mapped, what would be the format (tag bits, cache line bits, block offset bits) of the address? (Clearly indicate the number of bits in each)



d) If the cache is 4-way set associative, how many cache lines could a specific memory block be mapped to?

e) If the cache is 4-way set associative, how many sets would there be?

1 $\frac{2^{18}}{4} = 2^{16}$ sets


f) If the cache is 4-way set associative, what would be the format of the address?




Question 8. (5 points) Why are full-associative caches limited to a small number (8 to 64) of cache lines?

5 cost of comparitors for each cache line to compare tags and search bit string of results for hit would be too slow for large cache.

Question 9. (5 points) The format of a memory address using a direct-mapped cache is:



Why would swapping the order of the tag bits and line # fields:



5 give really bad perform of the cache?

Since the line # is the most significant bits, sequential blocks would map to same cache line causing constant misses with sequential access

